Design Verification Engineer (IP Level)

Develop and execute comprehensive IP-level verification plans based on design specifications. Develop reusable and scalable SystemVerilog/UVM-based verification environments. Create test scenarios, test cases, sequences, and functional coverage models. Develop and maintain UVM components including agents, drivers, monitors, sequencers, scoreboards, and reference models. Write SystemVerilog…