Back to all opportunities
Discovered 24d ago

Principal/Lead Design Verification Engineer - UVM/SoC
Neurealm•Hirist
LocationBangalore, Cochin/Kochi, Chennai, Pune
Work Modeonsite
Experience15+ yrs
CompensationNot disclosed
Explore Related Opportunities & Hubs
Required Skills & Technology Stack
UVMSoCDesign VerificationAMBAARMSystemVerilogPCI-ePythonPerlfirmwareLinuxrtl designExpressethernetrtl
About the Role
Principal / Lead Design Verification Engineer
About the Role :
We are looking for a highly experienced Principal / Lead Design Verification Engineer to provide technical leadership for complex semiconductor, IP, subsystem, and SoC verification programs.
The role involves defining verification architecture and strategy, driving execution across teams, solving complex verification challenges, and…
This role in context
Python is one of the skills this role asks for. It appears in 39,090 active tech jobs in India (33.3% of those we track). This posting asks for 15+ years. 13% of Python jobs that state experience ask for 9+ years. Pune accounts for 13% of Python jobs. 13% of Python jobs are remote; this one is onsite.
Based on active listings from the last 30 days. See the full Python job data →
Related Tech Roles in India
Workday 20h ago

Bangalore, India·onsite·10+ yrs exp
VerilogSystemVerilogPythonCisco+7
CTCNot disclosed
Workday 20h ago
Bangalore, India·onsite·13+ yrs exp
C++C/C++VerilogSystemVerilog+4
CTCNot disclosed
Workday 1d ago
Bangalore, India·onsite·8+ yrs exp
perlciscojtagverilog+5
CTCNot disclosed
Workday 1d ago
Bangalore, India·onsite
ethernetpcieuvmcisco+1
CTCNot disclosed
Workday 1d ago
Bangalore, India·onsite·7+ yrs exp
uvmtcprtlverilog+6
CTCNot disclosed
Workday 2d ago
Bangalore·onsite·10+ yrs exp
FPGAPythonasicsynopsys+4
CTCNot disclosed


