Back to all opportunities
Discovered 24d ago

Design Verification Engineer - System Verilog
Neurealm•Hirist
LocationBangalore, Cochin/Kochi, Chennai, Pune
Work Modeonsite
Experience5+ yrs
CompensationNot disclosed
Explore Related Opportunities & Hubs
Required Skills & Technology Stack
SystemVerilogUVMVerificationAMBAARMDesign VerificationVerilogPythonperlLinuxpcieExpressethernetrtl
About the Role
Design Verification Engineer :
Experience :
5 - 8 Years
Location :
Bangalore / Kochi / Chennai / Pune
Job Type :
Full-time
About the Role :
We are looking for a skilled Design Verification Engineer with hands-on experience in live semiconductor/SoC verification projects. The ideal candidate should have strong expertise in SystemVerilog and UVM, functional verification methodologies, protocol…
This role in context
Python is one of the skills this role asks for. It appears in 39,090 active tech jobs in India (33.3% of those we track). This posting asks for 5+ years. 48% of Python jobs that state experience ask for 5–8 years. Pune accounts for 13% of Python jobs. 13% of Python jobs are remote; this one is onsite.
Based on active listings from the last 30 days. See the full Python job data →
Related Tech Roles in India
Linkedin 15h ago

ASIC Digital Design , Staff Engineer
Synopsys Inc
Bengaluru, Karnataka, India·onsite·4+ yrs exp
RTL DesignVerilogSystemVerilogASIC Design+14
CTCNot disclosed
Linkedin 15h ago
Bengaluru, Karnataka, India·onsite·1+ yrs exp
RTL DesignVerilogRTLFirmware+2
CTCNot disclosed
Workday 19h ago
India, Bengaluru·hybrid·5+ yrs exp
SystemVerilogDeep LearningUVMVerilog+1
CTCNot disclosed
Workday 19h ago
India, Bengaluru·hybrid·5+ yrs exp
C++C/C++SystemVerilogVLSI+6
CTCNot disclosed
Workday 19h ago
India, Bengaluru·hybrid·3+ yrs exp
C++C/C++PythonSystemVerilog+1
CTCNot disclosed
Workday 19h ago

ASIC front-end verification engineer
Hewlett Packard Enterprise (HPE)
Bengaluru, Karnātaka, India·onsite
SystemVerilogPerlAgile ScrumAgile+7
CTCNot disclosed


