Back to all opportunities
Discovered 2d ago

Lead Design Verification Engineer - ASIC/SoC
VERIFAST TECHNOLOGIES INDIA•Hirist
LocationAhmedabad, Pune
Work Modeonsite
Experience7+ yrs
CompensationNot disclosed
Explore Related Opportunities & Hubs
Required Skills & Technology Stack
VerificationUVMEmbedded CEmbedded C++SystemVerilogPCI-eASICSoC VerificationSoCDesign VerificationC++c/c++usbpcie
About the Role
Role & responsibilities :
VeriFast Technologies is looking for an experienced Lead Design Verification Engineer to join our growing engineering team in Ahmedabad or Pune. If you have a strong background in ASIC/SoC verification and hands-on expertise with high-speed interface protocols, this is an opportunity to work on cutting-edge semiconductor projects alongside industry experts.
We're seeking…
This role in context
C++ is one of the skills this role asks for. It appears in 5,258 active tech jobs in India (4.5% of those we track). This posting asks for 7+ years. 43% of C++ jobs that state experience ask for 5–8 years. Pune accounts for 12% of C++ jobs. 10% of C++ jobs are remote; this one is onsite.
Based on active listings from the last 30 days. See the full C++ job data →
Related Tech Roles in India
Shine 26d ago
Ahmedabad·onsite·5+ yrs exp
KubernetesHelmLinuxAPI Testing+5
CTCNot disclosed
Workday 2d ago

Lead Product Engineer - Design Verification (MM/VIP)
Cadence Design Systems
AHMEDABAD·onsite·4+ yrs exp
cadenceverilogSystem Designuvm
CTCNot disclosed
Workday 2d ago
Ahmedabad, India·onsite·5+ yrs exp
vlsiPythonperlusb+7
CTCNot disclosed
Hirist 2mo ago

Design Verification Engineer
VERIFAST TECHNOLOGIES INDIA
Ahmedabad·onsite·3+ yrs exp
SystemVerilogUVMASICVerification+6
CTCNot disclosed
Hirist 1mo ago

Lead Design Verification Engineer - System Verilog
VERIFAST TECHNOLOGIES INDIA
Ahmedabad, Gujarat·onsite·10+ yrs exp
Design VerificationUVMSoCSystemVerilog+10
CTCNot disclosed
Hirist 1mo ago

Senior Design Verification Engineer
VERIFAST TECHNOLOGIES INDIA
Anywhere in India/Multiple Locations, Ahmedabad, Gujarat·onsite·5+ yrs exp
Design VerificationASICUVMSystemVerilog+8
CTCNot disclosed



