Discovered 3d ago

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)

Cisco•Linkedin

Apply via Jobspiq

LocationPune City, Maharashtra, India

Work Modeonsite

Experience8+ yrs

Compensation~₹24–38 LPA

Explore Related Opportunities & Hubs

Python Developer Jobs →Tech Jobs in Pune →Python jobs →Browse All Tech Jobs →Python Developer in Pune →

Required Skills & Technology Stack

ciscocadenceethernetFPGAsynopsysrtl designdftuvmasicPythonrtl

About the Role

Meet the Team Cisco’s Client Optics Group (COG) designs & delivers the high-speed optical transceivers, and platforms that power Cisco's core data center networking solutions. We specialize in the design and integration of cutting-edge IM/DD optics and silicon photonic platforms that enable customers to deploy industry-leading optical technologies within data center with unprecedented speed,…

This role in context

Python is one of the skills this role asks for. It appears in 16,203 active tech jobs in India (29.6% of those we track). This posting asks for 8+ years. 49% of Python jobs that state experience ask for 5–8 years. Pune accounts for 12% of Python jobs. 15% of Python jobs are remote; this one is onsite.

Based on active listings from the last 30 days. See the full Python job data →