Back to all opportunities
Discovered 21h ago
Design Verification Engineer
ACL Digital•Linkedin
LocationHyderabad, Telangana, India
Work Modeonsite
Experience3+ yrs
Compensation~₹8–14 LPA
Explore Related Opportunities & Hubs
Required Skills & Technology Stack
uvm
About the Role
Design Verification Engineers
Location: Hyderabad
Hiring: SystemVerilog / UVM Verification Engineer (3+ Years)
ACL Digital is looking for a proactive Verification Engineer with 3+ years of experience to join our team in Hyderabad. You will be responsible for developing block/IP level testbenches, handling Vplan execution, regression management, real number modeling, and Gate Level Simulations…
Related Tech Roles in India
Linkedin 5d ago
UVM Consultant_FY26Q3
Infosys
Hyderabad, Telangana, India·onsite
uvmvlsi
Offered CTC~₹4–8 LPA
Linkedin 3d ago
Verification Engineer, DMTS/SMTS/MTS
Micron Technology
Hyderabad, Telangana, India·onsite·10+ yrs exp
Pythonuvmverilogrtl
Offered CTC~₹35–55 LPA
Linkedin 3d ago
Principal Verification Engineer
NXP Semiconductors
Hyderabad, Telangana, India·onsite·9+ yrs exp
uvmrtl
Offered CTC~₹24–38 LPA
Linkedin 3d ago
Hyderabad, Telangana, India·onsite·8+ yrs exp
asicsynopsysuvmrtl
Offered CTC~₹24–38 LPA
Linkedin 3d ago
Design Verification Lead
Mirafra Technologies
Hyderabad, Telangana, India·onsite·10+ yrs exp
usbethernetdftuvm+3
Offered CTC~₹35–55 LPA
Linkedin 3d ago
Hyderabad, Telangana, India·onsite·5+ yrs exp
C++c/c++FPGAuvm+1
Offered CTC~₹14–24 LPA