DFT Lead

DFT with Cadence Tool: Key Responsibilities DFT Architecture & Planning Define and develop DFT strategy for complex ASIC and SoC designs. Create DFT specifications and test architecture documents. Drive DFT implementation activities from RTL through tapeout. Collaborate with RTL, Design Verification, Physical Design, STA, and Silicon Validation teams. Ensure high fault coverage while meeting PPA…